采用金属硅化物扩散层分隔技术制备了源漏区具有不同硅化物挡板尺寸的环型栅PD SOIMOSFETs,通过CLP实验数据分析器件的硅化物隔离档板的尺寸对SOI NMOSTET抗ESD能力以及对多指栅ggnMOS管子导通均匀性的影响.结果显示,采用了硅化物隔离挡板的管子二次击穿电压明显提高;随着挡板尺寸增加,多指栅的导通均匀性得到明显改善.
参考文献
| [1] | Unger B A.Electrostatic discharge failures of semiconductor devices[J].IEEE/PROC IRPS,1981:193-199. |
| [2] | Raha P Smith;Miller J C;Rosenbanm J W.[A].,1997:356-365. |
| [3] | Amerasekera A;Campbel D.ESD Pulse and Continuous Voltage Breakdown in MOS Capacitor Structure[A].,1986:208-213. |
| [4] | Lan c K;See Y c;Scott D.Titanium.Titaniumdisilicide self-aligned source/drain and gate technology[J].IEEE IEDM Technical Digest,1987:714-717. |
| [5] | Amerasekera A.;van Roozendaal L. .Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters[J].IEEE Transactions on Electron Devices,1991(9):2161-2168. |
| [6] | Mergens Markus P J;Verhaege Koen G;Russ Christian C.Multi-Finger Turn-Oil Circuits and Design Techniques for Enhanced ESD Performance and Width-Scaling[A].,2001:65-71. |
| [7] | Raha P Smith;Miller J C;Rosenbaum J W.Prediction Of Esd Protection Levels Devices In Thin FiIm Soi And Novel Protection Devices in thin film SOl Technology[A].,1997:356-365. |
| [8] | Shinichiro K;Junko T;Hiromasa N et al.Short channel effect suppressed sub-0.1μm grooved-gate MOSFET' S with W Gate[J].IEEE Transactions on Electron Devices,1995,42(01):94-100. |
| [9] | Mansun Chan;Yuen S.S. .ESD reliability and protection schemes in SOI CMOS output buffers[J].IEEE Transactions on Electron Devices,1995(10):1816-1821. |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%