参考文献
| [1] | Beigne E;Vivet P.Design of on-chip and off-chip interfaces for a GALS NoC architecture[A].,2006:174. |
| [2] | Stackhouse B;Cherkauer B;Gowan,M.A 65 nm 2-billion transistor quad-core processor[A].,2008:92. |
| [3] | Jung H K;Lee K;Kim J S.A 4 Gbps 3-bit parallel transmitter with the crosstalk-induced jitter compensation using TX data timing control[A].,2008:201. |
| [4] | Abe T;Yuan Y;Ishikuro H.A 2 Gb/s 150 mW UWB directconversion Cherent transceiver with IQ-switching carrier recovery scheme[A].,2012:442. |
| [5] | Liu Y;Huang X;Vidojkovic M.A 1.9 nJ/b 2.4 GHz multistandard (Bluetooth Low Energy/Zigbee/IEEE802.15.6)transceiver for personal/body-area networks[A].,2013:446. |
| [6] | Zhang L W;Jiang H J;Wei J J.A reconfigurable sliding-IF transceiver for 400 MHz/2.4 GHz IEEE 802.15.6/ZigBee WBAN hubs with only 21％ tuning range VCO[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,201348(11):2705. |
| [7] | Grasser T;Kaczer B;Goes W.The paradigm shift in understanding the bias temperature instability:from reaction-diffusion to switching oxide traps[J].IEEE Transactions on Electron Devices,201158(11):3652. |
| [8] | Ang D S;Teo Z Q;Ho T J.Reassessing the mechanisms of negative-bias temperature instability by repetitive stress/relaxation experiments[J].IEEE Trans Device Mater Reliab,201111(01):22. |
| [9] | Hsieh C Y;Yang C Y;Chen K H.A low-dropout regulator with smooth peak current control topology for overcurrent protection[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,201025(06):1388. |
| [10] | Tajalli A;Leblebici Y.A slew controlled LVDS output driver circuit in 0.18 μm CMOS[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,200944(02):540. |
| [11] | Kang K;Park S P;Kim K.On-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures[J].IEEE Trans Very Large Scale Integration (VLSI) Syst,201018(02):270. |
| [12] | Alzaher H A.A CMOS highly linear digitally programmable active-RC design approach[J].IEEE Trans Circuits Syst I:Regular Papers,201158(11):2638. |
| [13] | Gao X;Klumperink E A M;Bohsali M.A 2.2 GHz 7.6 mW sub-sampling PLL with 126 dBc/Hz in band phase noise and 0.15 ps RMS jitter in 0.18 μm CMOS[A].,2009:392. |
| [14] | Hung C C;Liu S 1.A leakage-suppression technique for phaselocked systems in 65 nm CMOS technology[A].,2009:400. |
| [15] | Okada K;Kondou K;Miyahara M.A full 4-channel 6.3 Gb/s 60 GHz direct-conversion transceiver with low-power analog and digital base-band circuitry[A].,2012:218. |
| [16] | Shin J;Shin H.A 1.9-3.8 GHz delta-sigma fractional-N PLL frequency synthesizer with fast auto-calibration of loop bandwidth and VCO frequency[J].IEEE JOURNAL OF SOLID-STATE CIRCUITS,201247(03):665. |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%