半导体学报（英文版）, 2014, 35(2): 126-130. doi: 10.1088/1674-4926/35/2/025005

基金项目: the National Science and Technology Major Project (10ZX02305-013-002/10ZX02305-013-004)

An effective timing characterization method for an accuracy-proved VLSI standard cell library

Keywords： characteristic parameters

参考文献

[1]	Zhang K,Wang D H,Li Y G.Library building for sub-micron CMOS process.Fifth Intemational IEEE Conference on ASIC,2003:1369
[2]	Library CompilerTM Modeling Timing,Signal Integrity,and Power in Technology Libraries User Guide
[3]	Scheffer L.EDA for IC implementation,circuit design,and process technology.Addision-Wesley,Reading
[4]	Gao Mingzhi,Ye Zuochang,Wang Yan,et al,On modeling the digital gate delay under process variation.Journal of Semiconductors,2011,32(7):075010
[5]	Ackalloor B,Gaitonde D.An overview of library characterization in semi-custom design.IEEE Custom Integrated Circuits Conference,1998
[6]	Rachit I K,Bhat M S.AutoLibGen:an open source tool for standard cell library characterization at 65nm technology.International Conference on Electronic Design Penang,Malaysia,2008
[7]	Miryala S,Kaur B,Anand B,et al.Efficient nanoscale VLSI standard cell library characterization using a novel delay model.12th Int'l Symposium on Quality Electronic Design,2011
[8]	LibertyTM NCX User Guide Version B,December 2008

上一张下一张

上一张下一张

计量

下载量()
访问量()

作者相关

在本站搜索
在百度学术搜索
在万方数据库搜索
在CNKI搜索

文章评分

您的评分：
1

0%
2

0%
3

0%
4

0%
5

0%