This paper presents a method of designing a 65 nm DFM standard cell library.By reducing the amount of the library largely,the process of optical proximity correction (OPC) becomes more efficient and the need for large storage is reduced.This library is more manufacture-friendly as each cell has been optimized according to the DFM rule and optical simulation.The area penalty is minor compared with traditional library,and the timing,as well as power has a good performance.Furthermore,this library has passed the test from the Technology Design Department of Foundry.The result shows this DFM standard cell library has advantages that improve the yield.
参考文献
| [1] | Heineken H T,Khare J,Dareeu M.Maunfacturability analysis of standard cell libraries.Proc Custom Int Circ Conf,1998:321 |
| [2] | Aitken R.DFM metrics for standard cells.IEEE Proceedings of the 7th International Symposium on Quality Electronic Design,2006 |
| [3] | Duc N M,Sakurai T.Compact yet high-performance (CyHP) library for short time-to-market with new technologies.IEEE Asia and South Pacific Design Automation Conference,2000:476 |
| [4] | Ricci A,de Munari I,Ciampolini P.Performance-effective compaction of standard-cell libraries for digital design.IEEE 12th Euromicro Conference on Digital System Design/Architectures,Methods and Tools,2009:315 |
| [5] | Jiao H L,Chen L.Cellwise OPC based on reduced standard cell library.IEEE 9th International Symposium on Quality Electronic Design,2008:810 |
| [6] | Sundareswaran S,Maziasz R,Rozenfeld V,et al.A sensitivityaware methodology to improve cell layouts for DFM guidelines.IEEE 12th Int'l Symposium on Quality Electronic Design,2011:431 |
| [7] | Jang D,Ha N,Park J H,et al.DFM optimization of standard cells considering random and systematic defect.IEEE International SoC Design Conference,2008:70 |
| [8] | Gupta P,Heng F L,Lavin M.Merits of cellwise model-based OPC.Proc SPIE,2004,5379:182 |
| [9] | Calibre Litho-Friendly Design User's Manual.Mentor Graphics Corporation,2007 |
| [10] | Torres J A,Pikus F.Unified process-aware system for circuit layout verification.Proc SPIE Int Soc Opt Eng,2007,6521:652108 |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%