This paper presents the design and analysis of a high speed broadband divide-by-2 frequency divider.The proposed divider is a dynamic source-coupled logic (DSCL) structure formed with two dynamic-loading master-slave D latches,which enables high frequency operation and low power consumption.This divider exhibits a wide locking range from 7-27 GHz and the minimum power consumption is only 1.22 mW from a 1.2 V supply.The input sensitivity is as low as -25.4 dBm across the operating frequency range.This chip occupies 685 ×430 μm2 area with two on-chip spiral inductors in 90 nm CMOS process.
参考文献
| [1] | Plouchart J O,Kim J,Recoules H,et al.A power-efficient 33 GHz 2∶1 static frequency divider in 0.12-μm SOI CMOS.IEEE Radio Frequency Integrated Circuits (RFIC) Symposium,2003:329 |
| [2] | Sharaf K M.A 5mW 19-43 GHz broadband CMOS FD.National Radio Science Conference,2008:1 |
| [3] | Chen H K,Chen H J,Chang D C.A mm-wave CMOS multimode frequency divider.IEEE International Solid-State Circuits Conference,2009:280 |
| [4] | Chien J C,Lu L H.A 40 GHz frequency divider in 90 nm CMOS technology.IEEE International Solid-State Circuits Conference,2007:544 |
| [5] | Razavi B,Lee K F,Yan R H.A 13.4-GHz CMOS frequency divider.IEEE International Solid-State Circuits Conference,1994:176 |
| [6] | Shen Y J,Feng J.Design of 10-37 GHz CMOS divide-by-4 frequency divider.Electron Design Eng,2009:79 |
| [7] | Lee T H.The design of CMOS radio-frequency integrated circuits.2nd ed.Beijing:Publishing House of Electronics Industry,2005 |
| [8] | Wong K L J,Rylyakov A,Yang C K K.A broadband 44-GHz frequency divider in 90-nm CMOS.IEEE Compound Semiconductor Integrated Circuit Symposium,2005:196 |
| [9] | Singh U,Green M M.High-frequency CML clock divider in 0.13 μm CMOS operating up to 38 GHz.IEEE International Solid-State Circuits Conference,2005:1658 |
上一张
下一张
上一张
下一张
计量
- 下载量()
- 访问量()
文章评分
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%