Two different LNA design techniques,namely the classical two-port technique and the Shaeffer technique,have been introduced,compared and implemented for practical design.Their merits and drawbacks are also discussed.This paper mainly focuses on the former technique,which is seldom introduced in traditional papers.Since a parasitic capacitor of the transistor is included in the computation of the former technique,the errors caused by the ignorance of the capacitor have been minimized,which is superior to traditional techniques.Using the former technique,a fully integrated LNA is realized with only 1.4 dB while drawing 1.3 mA DC at 2.4 GHz for simulation results.Another version of the LNA is designed using the latter technique,which has been fabricated.
参考文献
| [1] | Andrews C,Molnar A C.A passive mixer-first receiver with digitally controlled and widely tunable RF interface.IEEE J SolidState Circuits,2010,45(12):2696 |
| [2] | Shaeffer D K,Lee T H.A 1.5-V,1.5-GHz CMOS low noise amplifier.IEEE J Solid-State Circuits,1997,32(5):745 |
| [3] | Shaeffer D K,Lee T H.Corrections to “a 1.5-V,1.5-GHz CMOS low noise amplifier”.IEEE J Solid-State Circuits,2005,40(6):1397 |
| [4] | Shaeffer D K,Lee T H.Comment on corrections to “a 1.5-V,1.5-GHz CMOS low noise amplifier”.IEEE J Solid-State Circuits,2006,41(10):2359 |
| [5] | Girlando G,Palmisano G.Noise figure and impedance matching in RF cascode amplifiers.IEEE Trans Circuits Syst Ⅱ:Analog And Digital Signal Processing,1999,46(11):1388 |
| [6] | Andreani P,Sj(0)1and H.Noise optimization of an inductively degenerated CMOS low noise amplifier.IEEE Trans Circuits Syst Ⅱ:Analog And Digital Signal Processing,2001,48(9):835 |
| [7] | Goo J S,Ahn H T,Ladwig D J.A noise optimization technique for integrated low-noise amplifiers.IEEE J Solid-State Circuits,2002,37(8):994 |
| [8] | Haus H A,Atkinson W R,Fonger W H,et al.Representation of noise in linear two ports.Proceedings of the IRE,1960,48(1):69 |
| [9] | Nguyen T K,Kim C H,Yang M S,et al.CMOS low-noise amplifier design optimization techniques.IEEE Trans Microw Theory Tech,2004,52(5):1433 |
| [10] | Lu J X,Huang F Y.Comments on “CMOS low-noise amplifier design optimization techniques”.IEEE Trans Microw Theory Tech,2006,54(7):3155 |
| [11] | Belostotski L,Haslett J W.Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors.IEEE Trans Circuits Syst Ⅰ:Regular Papers,2006,53(7):1409 |
| [12] | Sun K J,Tsai Z M,Lin K Y.A noise optimization formulation for CMOS low-noise amplifiers with on-chip low-Q inductors.IEEE Trans Microw Theory Tech,2006,54(4):1554 |
| [13] | Belostotski L,Haslett J W.Sub-0.2 dB noise figure wideband room-temperature CMOS LNA with non-50 Ω signal-source impedance.IEEE J Solid-State Circuits,2007,42(11):2492 |
| [14] | Joo S,Choi T Y,Jung B.A 2.4-GHz resistive feedback LNA in 0.13 μm CMOS.IEEE J Solid-State Circuits,2009,44(11):3019 |
| [15] | Lee T H.The design of CMOS radio-frequency integrated circuits.2nd ed.Cambridge:Cambridge University Press,2004 |
| [16] | Niu G F.Noise in SiGe H BT RF technology—physics,modeling,and circuit implications.Proc IEEE,2005,93(9):1583 |
| [17] | Niu G F,Xia K J,Sheridan D.Experimental extraction and model evaluation of base and collector current RF noise in SiGe HBTs.IEEE Radio Frequency Integrated Circuits Symposium,2004:615 |
- 下载量()
- 访问量()
- 您的评分：
-
10%
-
20%
-
30%
-
40%
-
50%